Skip to main content
grasp.study
About
Explore
Pricing
Log in
Try it for free
Back to course
👋
Welcome to a Grasp lesson
Create a free account
to keep studying and create your own study path.
Chip design bootcamp preparation
·
Module 5
Modeling Combinational Logic in Verilog
1
Combinational Logic with `assign` Statements
Implement basic logic gates using continuous `assign` statements.
Multiplexer Design with Ternary Operators
Model a multiplexer using conditional (ternary) operators.
3
Combinational Logic with `always @(*)`
Model combinational logic using an `always @(*)` block.
4
Avoiding Unintended Latches: Complete Sensitivity Lists and Case/If Statements
Explain how to avoid creating an unintended latch by ensuring complete sensitivity lists and case/if statements.
5
Decoder Design with `case` and `always`
Model a decoder using a `case` statement within an `always` block.
6
Parameterized Verilog N-Bit Adder
Implement a parameterized N-bit adder in Verilog.
Previous module
Introduction to Verilog and Simulation
Next module
Modeling Sequential Logic in Verilog