Skip to main content
grasp.study
About
Explore
Pricing
Log in
Try it for free
Back to course
👋
Welcome to a Grasp lesson
Create a free account
to keep studying and create your own study path.
Chip design bootcamp preparation
·
Module 4
Introduction to Verilog and Simulation
1
HDLs: Purpose and Distinctions from Software Languages
Describe the purpose of an HDL and how it differs from a software programming language.
2
Verilog Module: Declaring Wires and Registers
Write a Verilog module with input, output, and internal signal declarations (wire, reg).
3
Module Instantiation and Port Mapping
Instantiate one module within another using port mapping.
4
Creating a Basic Testbench
Write a basic testbench to instantiate a design and apply stimulus vectors.
5
Creating a Clock Signal in Your Testbench
Generate a periodic clock signal within a testbench.
6
Debugging with System Tasks: $display and $monitor
Use system tasks ($display, $monitor) to print signal values during simulation.
7
Debugging with Waveform Viewers
Interpret a waveform viewer output to debug a simple design.
Previous module
Sequential Logic Fundamentals
Next module
Modeling Combinational Logic in Verilog