Skip to main content
grasp.study
About
Explore
Pricing
Log in
Try it for free
Back to course
👋
Welcome to a Grasp lesson
Create a free account
to keep studying and create your own study path.
GATE CS 2026 Mastery Course
·
Module 5
Computer Organization & Architecture
Instruction Decoding: Formats and Addressing Modes
Decode machine instructions and differentiate between instruction formats and addressing modes.
Single-Cycle Processor: Data Path for Arithmetic and Memory Instructions
Trace the data path for arithmetic and memory access instructions in a single-cycle processor design.
Hardwired vs. Microprogrammed Control Units
Compare hardwired and microprogrammed control units in terms of design, performance, and flexibility.
4
Pipelined Processor Performance: Stalls and Hazards
Calculate the performance improvement of a pipelined processor, considering pipeline stalls and hazards.
5
Hazard Identification and Resolution in Pipelines
Identify data hazards (RAW, WAR, WAW) and control hazards in a code segment and apply solutions like forwarding and branch prediction.
6
Calculating Average Memory Access Time
Calculate average memory access time in a system with a memory hierarchy, considering cache hit/miss rates.
7
Cache Mapping and Replacement Policies
Compare cache mapping techniques (direct, set-associative, fully-associative) and replacement policies (LRU, FIFO).
8
I/O Techniques and Disk Scheduling
Differentiate between I/O techniques (programmed I/O, interrupt-driven I/O, DMA) and analyze disk scheduling algorithms.
Previous module
Digital Logic and Computer Arithmetic
Next module
Programming in C & Recursion